DFT Engineer

Recruitment Consultant XXXX XXXX

Contact Details [ inquiries@consultant.dev](mailto: inquiries@consultant.dev) [+44 (0) XXX-XXX-XXXX](tel:+44 (0) XXX-XXX-XXXX)

Posted 4 hours ago

We are a team of passionate accomplished professionals making a mark in the semiconductor industry. We’re an innovative leader in high-speed and energy-efficient chip-chip link solutions critical to the evolution of the electronics industry, continuously developing to meet the demands of not just the customers of today, but of tomorrow too. If you love to be part of a high-tech scale-up and are motivated by pushing your limits and challenging the status quo, we have an opportunity for you.

We are actively seeking a DFT Engineer either based in Switzerland (Lausanne) or the UK (Northampton or Reading).In this role, you are responsible for working with multi-site teams to drive the design implementation, simulations, and to successful tape-outs.

Key Responsibilities

• Driving the DFT architectures, methodologies and tool flows for complex multi-million gate designs with Analog/high bandwidth SerDes designs- Good understanding of ATE, Wafer bring up debug issues and drive the test engineering team for successful Silicon bring up and test program development- Define the test plan by closely working with the team and developing functional/structural tests for final/wafer test program development- Closely work with the team in defining HTOL test suite/cycle times/bring up on burn-in PCB boards- Knowledge of lab bench Silicon debug, Characterization

Qualifications

• 5+ years of DFT experience including architecture specification, implementation, test pattern development, and verification- Experience with MBIST insertion, simulation, and verification on RTL and Gate Level Netlist- Experience with Scan insertion, Scan compression, Stuck-At, At-Speed test, and coverage analysis- Scan ATPG pattern generation, simulation, and debug on RTL and Gate Level Netlist- Hands-on knowledge in state-of-the-art EDA tools for DFT, design, and verification (Mentor, Cadence, Synopsys)- STA DFT Test mode timing constraint development and analysis- In-depth knowledge of Verilog HDL and experience with simulators and waveform debugging tools- TCL scripting; Python scripting is a plus- Bachelor Degree minimum required in Electronics or other related fields

Industry Semiconductor

Contract Type Permanent

Location Germany

City Dortmund

Work Model On-Site

By applying to this role, you acknowledge that we may collect, store, and process your personal data on our systems.

For more information, please refer to our

Name

Email

Phone

Location

Message

:

Choose file

Formats: Word, PDF (max. size: 20MB)

Subscribe for industry highlights.

Send Application

Other relevant jobs

Embedded Systems

Wireless & IoT

Industry 4.0 & Robotics

Looking for tech jobs in the US?

European Tech Recruit Head Office

39 Upper Gardner Street

Brighton, BN1 4AN

United Kingdom

Company reg. XXX-XXX-XXXX

Amsterdam Office

Laarderhoogtweg 25

Amsterdam, 1101 EB

The Netherlands

Company reg. XXX-XXX-XXXX

USA Tech Recruit Head Office

1388 Haight St

San Francisco,

CA 94117

Company reg. 26- XXX-XXX-XXXX

Valencia Office

c/Jordi de Sant Jordi 12

bajo izq. 2

Valencia, 46022

Spain

Company reg. B72490204

Berlin Office

Friedrichstr. 114A

Berlin, 10117

Germany

Ireland Office

13 Adelaide Road,

Dublin 2, DO2 P950

Ireland

Company reg. 788394