דרושים»חומרה» physical design signoff cad engineer

לפני 19 שעות חברה חסויה Location: Job Type: you will be developing physical design, sta, logic eq, power integrity flows and methodologies for implementation of networking chips and socs. work closely with block owners, full chip sta engineers to assure high quality and timely convergence. come up with unique and creative solutions to the state of the art physical design problems that are needed for our chips. additional responsibilities include participating and developing flow and tool methodologies for timing analysis and closure, power and noise analysis, ir-drop, em and back-end verification across multiple projects.Requirements: what we need to see: b.sc./ m.sc. in electrical engineering/computer engineering (or equivalent experience). 2+ years of fulltime relevant experience in the areas listed below. proven experience and strong knowledge in key technical domains, including: physical design, backend cad (computer-aided design), sta (static timing analysis) and timing closure methodologies. familiarity with industry-standard tools like primetime (sta) and primepower (power estimation). self-motivation, attention to detail, and good written, verbal, and presentation skills are critical to success in this role. strong sense of ownership, self-learning skills, and ability to work both independently and collaboratively with internal and global teams ways to stand out from the crowd: experience in signoff domains: sta (primetime), power estimation (primepower), power integrity (redhawk), formal eq. (formality) knowledge in tcl/ PERL / Python versatile great teammateThis position is open to all candidates. Hide